Research Repository

A low cost reconfigurable architecture for a UMTS receiver

Veljanovski, Ronny and Stojcevski, Aleksandar and Singh, J and Zayegh, Aladin and Faulkner, Michael (2003) A low cost reconfigurable architecture for a UMTS receiver. IEICE transactions on communications, E86 B (12). pp. 3441-3451. ISSN 0916-8516

Full text for this resource is not available from the Research Repository.

Abstract

A novel reconfigurable architecture has been proposed for a mobile terminal receiver that can drastically reduce power dissipation dependant on adjacent channel interference The proposed design can automatically scale the number of filter coefficients and word length respectively by monitoring the in-band and out-of-band powers The new architecture performance was evaluated in a simulation UTRA-TDD environment because of the large near far problem caused by adjacent channel interference from adjacent mobiles and base stations The UTRA-TDD downlink mode was examined statistically and results show that the reconfigurable architectures can save an average of up to 75% power dissipation respectively when compared to a fixed filter length of 57 and word length of 16 bits This power saving only applies to the filter and ADC, not the whole receiver This will prolong talk and standby time in a mobile terminal The average number of taps and bits were calculated to be 14 98 and 10 respectively, for an outage of 97%

Item Type: Article
Uncontrolled Keywords: adjacent channel interference, pulse-shaping filter, pipeline ADC, reconfigurable architecture, UTRA-TDD
Subjects: RFCD Classification > 290000 Engineering and Technology
Faculty/School/Research Centre/Department > School of Engineering and Science
Related URLs:
Depositing User: Ms Phung T Tran
Date Deposited: 20 Oct 2008 02:51
Last Modified: 13 Jul 2011 01:57
URI: http://vuir.vu.edu.au/id/eprint/1085
ePrint Statistics: View download statistics for this item
Citations in Scopus: 2 - View on Scopus

Repository staff only

View Item View Item

Search Google Scholar