Research Repository

Optimal Memory Size Formula for Moving-Average Digital Phase-Locked Loop

Ahn, CK, Shi, Peng ORCID: 0000-0001-8218-586X and Hyun You, S (2016) Optimal Memory Size Formula for Moving-Average Digital Phase-Locked Loop. IEEE Signal Processing Letters, 23 (12). 1844 - 1847. ISSN 1070-9908

Full text for this resource is not available from the Research Repository.
Item Type: Article
Additional Information:

© 2016 IEEE.Personal use of this material is permitted. Permission from IEEE must be Obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.

Uncontrolled Keywords: moving-average DPLL; memory size; signal processing
Subjects: Current > FOR Classification > 0103 Numerical and Computational Mathematics
Current > FOR Classification > 0906 Electrical and Electronic Engineering
Historical > Faculty/School/Research Centre/Department > Institute for Sustainability and Innovation (ISI)
Depositing User: Symplectic Elements
Date Deposited: 20 Aug 2018 03:07
Last Modified: 19 Sep 2019 23:23
ePrint Statistics: View download statistics for this item
Citations in Scopus: 4 - View on Scopus

Repository staff only

View Item View Item

Search Google Scholar