Flash ADC architecture

Full text for this resource is not available from the Research Repository.

Stojcevski, Aleksandar, Le, Hai Phuong, Singh, J and Zayegh, Aladin (2003) Flash ADC architecture. Electronics letters, 39 (6). pp. 501-502. ISSN 0013-5194

Abstract

A 4-bit, 2.5 V modified flash analogue-to-digital converter (ADC) has been designed. In this design, the new flash topology only requires 2/sup (N-2)/+2 comparators. For comparison reasons, this new ADC architecture is operated at 400 MHz, consumes a total power of 1.68 mW and generates a total noise power of 4.86/spl times/10/sup -15/. /spl Delta/f(V/sup 2/) at this frequency.

Dimensions Badge

Altmetric Badge

Item type Article
URI https://vuir.vu.edu.au/id/eprint/1090
DOI https://doi.org/10.1049/el:20030290
Official URL http://dx.doi.org/10.1049/el:20030290
Subjects Historical > RFCD Classification > 290000 Engineering and Technology
Historical > Faculty/School/Research Centre/Department > School of Engineering and Science
Keywords analogue-digital conversion, comparators (circuits), integrated circuit noise, 1.68 mW, 2.5 V, 4 bit, 400 MHz, ADC, comparators, flash analogue-to-digital converter, flash topology, high-speed converter, total noise power, total power
Citations in Scopus 22 - View on Scopus
Download/View statistics View download statistics for this item

Search Google Scholar

Repository staff login