Design and implementation of reconfigurable filter

Full text for this resource is not available from the Research Repository.

Veljanovski, Ronny, Singh, J and Faulkner, Michael (2003) Design and implementation of reconfigurable filter. Electronics Letters, 39 (10). pp. 813-814. ISSN 0013-5194

Abstract

Control unit design, dynamic analysis and VLSI implementation of a reconfigurable digital filter for an UTRA-TDD mobile receiver are described. A 60% average power reduction is recorded for the receiver filter compared to a static length filter meeting 3GPP specifications.

Dimensions Badge

Altmetric Badge

Item type Article
URI https://vuir.vu.edu.au/id/eprint/1805
DOI https://doi.org/10.1049/el:20030486
Official URL http://dx.doi.org/10.1049/el:20030486
Subjects Historical > RFCD Classification > 290000 Engineering and Technology
Historical > Faculty/School/Research Centre/Department > School of Engineering and Science
Keywords VLSI, application specific integrated circuits, digital filters, digital integrated circuits, mobile radio, radio receivers, dynamic analysis, power reduction, reconfigurable digital filter, control unit design, time division duplex environment
Citations in Scopus 6 - View on Scopus
Download/View statistics View download statistics for this item

Search Google Scholar

Repository staff login