



VICTORIA UNIVERSITY
MELBOURNE AUSTRALIA

A universal method for constructing N-port reconfigurable non-blocking optical switches on a silicon chip

This is the Published version of the following publication

Zhao, Li and Shi, Peng (2021) A universal method for constructing N-port reconfigurable non-blocking optical switches on a silicon chip. IEEE Access, 10. pp. 1850-1859. ISSN 2169-3536

The publisher's official version can be found at
<https://ieeexplore.ieee.org/document/9665750>
Note that access to this version may require subscription.

Downloaded from VU Research Repository <https://vuir.vu.edu.au/46615/>

Received November 29, 2021, accepted December 22, 2021, date of publication December 30, 2021, date of current version January 6, 2022.

Digital Object Identifier 10.1109/ACCESS.2021.3139425

A Universal Method for Constructing N -Port Reconfigurable Non-Blocking Optical Switches on a Silicon Chip

LI ZHAO¹ AND PENG SHI², (Fellow, IEEE)

¹School of Electronic and Electrical Engineering, Shanghai University of Engineering Science, Shanghai 201620, China

²School of Electrical and Electronic Engineering, The University of Adelaide, Adelaide, SA 5005, Australia

Corresponding author: Li Zhao (zl@sues.edu.cn)

This work was supported in part by the Key-Area Research and Development Program of Guangdong Province under Grant 2020B0909020001, and in part by the China Scholarship Council under Grant 201908310028.

ABSTRACT We propose a novel method for building N -port nonblocking optical switches on a silicon chip. The rationale behind this is a bidirectional merge-replace-mirror method. It offers nonblocking interconnections among multiple inputs and outputs. The critical merits include $170\mu\text{m} \times 300\mu\text{m}$ footprint, nano-second circuit-switching, and $85.1\mu\text{W}$ power consumption per link. The worst-case on-chip insertion loss for the 32-port optical switch is 18.02dB (all cross) and crosstalk is -16.96dB (all bars), respectively.

INDEX TERMS Optical interconnections, optical switches, silicon photonics, optical resonators, optical NoC.

I. INTRODUCTION

Recently, there has been a trend from increasing the processor clock rate to increasing the number of cores in the network on chip (NoC) [1]. As the cores on a single chip expand, the chip size shrinks. This dis-proportionality can lead to excessive power consumption in the traditional metallic system [2]. Optical interconnections thus promise a new paradigm because it is an elegant solution. Its advantage over the electrical counterpart is the high data rate and low energy consumption [3].

A number of non-blocking topologies have been studied to bring optical switching technologies into the NoC environment, such as Crossbar [4], Clos [5], Benes [6], and Piloss [7]. Typically, they employed a microring resonator or a Mach-Zehnder interferometer as the key switching element (SE). Among these methods, the Benes network requires the minimum number of SEs, and only uses the two-port switches [7]. Therefore, the Benes network may be favourable for reducing costs and losses over current switching technologies.

However, constructing a high-port-count Benes in its original form is still a formidable challenge. The main limitation is the additional loss and crosstalk at the

waveguide crossings. The larger the network size, the more the intersections accumulate [8]. By using dual-ring assisted architecture [6], [9], Shanghai Jiaotong University optimized the loss to 18.5dB and crosstalk to be -15.1dB , respectively. Our previous work [10] used the bidirectional topology to prevent waveguide crossings. The indicators are recorded 12.01dB and -13.67dB , respectively. As IBM believes [11], the high first-order crosstalk noise is still the main limiting factor for Benes. For this reason, we will extend our work to reduce crossings and crosstalk further.

The main contribution is to propose a novel method for building reconfigurable non-blocking optical switches. Compared to our previous work [10], we may find two unique characteristics: 1) the use of coupled-ring based four-port modules in some critical locations of the network and 2) the novel merge-replace-mirror method. Coupled-ring based modules can provide flatter passbands, sharper roll-off but higher losses. The merge-replace-mirror method significantly reduced waveguide crossings. Though the loss of this work is similar to Benes, its crosstalk suppression capability is comparable to Piloss.

The following chapters will discuss the two-port SEs, the four-port modules, and the N -port network principle in turn. Low insertion loss and crosstalk are anticipated for these compact new designs.

The associate editor coordinating the review of this manuscript and approving it for publication was Laura Celentano¹.




FIGURE 1. “Cross” states and “Bar” states of three two-port building blocks. (a)-(b) bidirectional switch, (c)-(d) unidirectional switch with waveguide-crossing, (e)-(f) unidirectional switch without waveguide-crossing.

II. BASIC BUILDING BLOCKS

Two components are presented before introducing the universal method: 2×2 optical switches and 4×4 building blocks.

A. TWO-PORT OPTICAL SWITCHES

The first building block is presented in Fig. 1. In all 2×2 optical switches schemes, the “cross” states have three consecutive stages. First, at the entrance of waveguides, the optical signal propagates along the waveguides. When the ring resonator turns off, the optical signal that meets the mode coupling condition is coupled into the resonator. Lastly, the outgoing light propagates along another waveguide in the opposite direction. On the other hand, the “bar” state only needs two consecutive phases: the first and last phases. When the resonator turns on, the travelling light is in the same direction as the signal light.

These building blocks act as 2×2 cross-bar switches. The “cross” states are shown in (a), (c), and (e). Subsequently, input ports In_1 and In_2 are routed through the ring towards output ports Out_2 and Out_1 , respectively. The switches are in the “bar” state, such as (b), (d), and (f). Subsequently, input ports In_1 and In_2 can be destined to output ports Out_1 and Out_2 directly. Two colours (blue and orange) are used to indicate paths achieved from different input ports.

The most immediate consequence of utilizing three building blocks is the misalignment of the rings’ resonant wavelength. It leads to high power consumption and adds a relatively high optical power penalty to signals. Typically, we follow the perimeter choice presented in [10], [12] to determine the coupling mode. However, this perimeter choice is not always optimal in all building blocks. For example, Fig. 1(a) and Fig. 1(c) looks similar at first glance. But the ratio of the waveguide sections between two coupling regions in the microscopic image is quite different. The former is 1:1, and the latter is 1:3. In Fig. 1(e), we add more rings into the design.

One possible solution to this misalignment is by varying the perimeter of the proposed three types of switches, each

TABLE 1. The parameter setting is the same as in [10], [12], except that the coupling efficiencies and perimeter of rings are slightly different.

Parameters	Values
Coupling efficient (Bar state or On state)	$1 \times 10^{-4}/5 \times 10^{-5}/1 \times 10^{-4}$
Coupling efficient (Cross state or Off state)	0.89/1/0.89
Group refractive index/Effective refractive index	4.306/4.306
Bends radius	9.2 μm
Free spectrum range (FSR)	19.05nm
Maximum attenuation	3dB/cm
Perimeter of rings in Fig. 1 (a),(c), and (e)	29.6181/33.6/32 μm

with a small amount of change relative to the previous one, to centre their wavelengths properly. The perimeter variation was approximately 3.9819nm between consecutive rings in this context.

The first experiment aimed to analyze the subsystem modules for signal high-data-rate transmission. A broadband spectrum generator (ONA) was chosen as input, ranging from 1.46 to 1.61 μm . The periodicity of microwaves results in the same transmission spectrum for all operating wavelengths. Their wavelength alignment was checked using INTERCONNECT simulations, and the required parameters are listed in Table 1.

Fig. 2 records the transmission spectrum of all our building blocks as a function of wavelength. Twelve curves are shown representing all drop port T_{ij} configurations, where i denotes the input and j indicates the output port. Three switches are aligned at the band centre near a wavelength of 1574.41nm. The two single-ring switches have a unified free spectral range (FSR), approximately 19.05nm. Both single-ring schemes in Fig. 2 (a) behave at the same crosstalk level of -29.8dB over a 5nm spectral bandwidth. The one with an intersection will experience a slightly more significant loss than the one without crossings. The double-ring method is entirely different from the single-ring one. A passband occurs in the middle with two sub-bands on both sides. The novel approach uses sub-bands to align the spectra rather than the passband. As a result, a 7.16dB improvement in crosstalk can be expected over a 3nm spectral bandwidth. Overall, the crosstalk level is sufficient (above -20dB) for multi-stage structures. This scenario can discuss all building blocks in the united framework.

Indeed, the dual-ring switch is more sensitive to temperature and aging than the single-ring. The reason for deploying a double-ring method over the single ring schemes is twofold. First, insertion losses decrease by using a sub-band instead of the passband. In doing so, we successfully reduce the insertion loss penalty from 1dB to 0.21dB. Second, further reduction of the crosstalk is obtained with the dual-ring scheme. In the cross states, the dual rings’ extinction ratio is significantly better than that of the single ring, about 7.16dB. In the bar states, the dual rings’ crosstalk is considerably better than the single-ring, with an enhancement of 10.82dB.

B. FOUR-PORT BUILDING BLOCKS

The second basic building block is the four-port optical modules. Recall that the traditional Benes network [13]–[15] requires several two-port SEs from left to right. The basic idea of this paper is to substitute these unidirectional modules




FIGURE 2. The normalized transmission power spectrum of two-port switches in Fig. 1. (a) “cross” states (b) “bar” states.

with bidirectional ones. The 4×4 module is expected to replace two identical 2×2 SEs in the future. Under these assumptions, the four-port optical module only works in four states. Below, we will recommend two architecture options: add and drop modules and cross-connects.

The first four-port building block appears as a transparent add/drop module, as Fig. 3 (a) illustrates. The transparent optical module is realized by satisfying the following constraints. 1) The light generated by the input of any add port {3, 4} can be delivered to the output of any traversing port {1', 2'} without blocking. 2) The light emitted from the input of any traversing port {1, 2} should terminate with any local drop port {3', 4'}. Subsequently, a four-port add/drop module is composed of four waveguides and four SEs switches.




FIGURE 3. (a) Transparent add and drop module, (b)-(c) contention-less cross-connects, (d) functions, (e) states of SEs (“on” or “off”), and (f) simplified logic.

The second module is considered as contention-less cross-connects. Note that the contention-less optical module must meet the same constraints. In this article, we offer two architectures in four directions. See Fig. 3 (b)-(c). The cross-connect modules can perform the same routing functions, as illustrated in Fig. 3 (d). The first module is composed of four waveguides and four SEs. The second module consisted of four waveguides but two SEs. All modules have the same number of crossings. Finally, SE’s state and simple logic are illustrated in Fig. 3(e)-(f).

The electrical pad area in Fig. 4 is dedicated to each module, where S denotes signal and G denotes Ground, n and p denotes the negative and positive end.




FIGURE 4. Electrical pads of the modules. (a)-(b) cross-connects, (c) add and drop, (d) two-port module.

Table 2 compares our proposed switches with other existing 4-port switches in critical metrics such as insertion losses, number of SEs, and crossings. They include 4×4 hitless routers, Min’s routers and Jae’s routers. Part of the actual values is taken from [16]. Our results are estimated based on the average and maximum values in simulations. Under the average and worst-case scenarios, the proposed switch has the fewest SEs with the least waveguide-crossings. Therefore, our proposal has the lowest insertion loss compared with other alternatives.

Fig. 4(b) will account for most of the 4×4 modules in this work. It is worth noting that the same resonator is shared in both directions. For example, waveguides 3-1’ and 4-2’ use the same SE₁. Although it is not visible in the topology, we have drawn a path with a different colour. The following section will show them with various labels to illustrate the direction of the ports.

III. N-PORT OPTICAL SWITCH

In this section, we propose a universal method for designing an N -port optical switch. It decreases the crossings and crosstalk in the architecture. Four variants of the $N \times N$ optical switches are presented in Fig. 5. They proved that our approach is equal to the conventional Benes network in nature. Reconfigurable non-blocking conditions and routing algorithms are discussed along with the implementation.

A. MERGE-REPLACE-MIRROR(MRM) METHOD

- 1) The input and output ports are combined into a single add/drop module discussed in Fig. 3(a). Therefore, the total number of added/removed modules is $N/2$. A set of basic functions are to connect ports within a single module. The lower half of the ports is used for add and drop purposes. And the upper half is used for cross-connects. In the upper part of the network, the input and output modules are merged into add/drop modules. In the lower part of the network, the input module $2j-1$ and the output

TABLE 2. Comparison of 4×4 optical switches with other existing switches. [16].

Case	4×4 Router (hitless)	Min's Router	Jae's Router	This work	
				Add/drop	Cross-connect
# of SEs	8	8	6	4	2/4
#of crossings	10	8	6	3	4
#Avg insertion loss	0.762/8.751	0.602/6.727	0.607/3.666	0.38875	0.4046/0.3035
#Max insertion loss	0.985/16.035	0.75/12.27	0.885/6.045	0.720	0.48/0.43




FIGURE 5. Four variants of the $N \times N$ reconfigurable non-blocking optical switches. (a) Unidirectional switch (b) Benes decomposition method (c) Merge-replace-mirror method (d) Bidirectional switch.

module $2j$ are merged in the same way. But another variable j is used, where $j = N/4 + 1, \dots, N/2$.

- 2) In the intermediate stage, bidirectional subnets are introduced to replace unidirectional subnets. In the Benes network, there are two $N/2 \times N/2$ intermediate subnets from left to right. Instead, they all need to be

connected to the add/drop module. Therefore, all odd-order ports of the first module are on the right, and all even-order ports are on the left. The second module is just the opposite. It has odd-order ports on the left and even-order ports on the right. Finally, we move the second subnet to the left and the first subnet

TABLE 3. Comparison of $N \times N$ optical switches with other existing switches.

Figures of merit	Benes [9]	Piloss [17]	This work
Waveguide number	$2N$	$4N$	$2N$
Bends number	-	-	$2\log_2 N - 2$
Microring number	$2N\log_2 N - N$	$2N^2$	$1.5N\log_2 N - 0.5N$
Average crossings passed per link	$0.5N + 0.5N\log_2 N - 1$	$2N - 1$	$2\log_2 N - 2$
Average unresonant SEs passed per link	$2\log_2 N - 1$	$N - 1$	$1.5\log_2 N - 0.5$
Average resonant SEs passed per link	$\log_2 N - 0.5$	1	$0.5\log_2 N - 0.5$

to the right to complete the intermediate replacement steps.

- 3) Finally, this kind of network provides bidirectional links in a mirror-symmetrical manner. Usually, we divide the network into two. In the upper half of the network, the add/drop module transmits the signal from the input port to the middle module. Then, it receives the signal from the central module through the output port. Note that the lower half of the network repeats the process but uses another variable j . In our design, the network features nested bi-directional rings. In this way, the structure can quickly change from unidirectional to bi-directional.

B. EXPANSION OF THE OPTICAL SWITCH

Understanding the MRM method paves the way for the future expansion of the optical switch. We offer a solution to extend the unidirectional Benes to the bi-directional ones at a more general level. The current Benes network takes two intermediate steps towards this goal. In Fig. 6(a), one can observe that the Benes network theory is used twice. Then, Fig. 6(b) shows the merge-mirror process. It uses the MRM method twice. The key is to make the outermost layer evolve from unidirectional to bidirectional. Finally, Fig. 6(c) shows the detailed view of the merge-replace-mirror method. It replaces all modules with 2×2 switches and 4×4 modules mentioned above.

Correspondingly, the module label has also undergone three rounds of evolutions. In Fig. 6(a), we define (i, j, k) tags based on the module address. The label i denotes the module, the label j denotes the direction, and the label k denotes the port. In Fig. 6(b), to route the lightpaths in the topology, we removed the input ports, considered only the output ports, where $j = 1$. In Fig. 6(c), we use the simple logic similar to Fig. 3(f) to combine three labels into one.

Fig. 6(c) shows the topological view of the 32-port switch. The footprint is $170\mu\text{m}$ wide and $300\mu\text{m}$ long in a double-layer manner. We adopt the 8×8 part of the switch on the same layer while the rest is on the other. A simple placement method is shown in Fig. 6(d). Note that the electrical air pad and ground are used alternately. The footprint of the electrical air pad to be implemented will not expand the area calculation.

Theoretically, N is infinite because it always complies with the non-blocking requirement. In reality, the maximum N is limited by loss and crosstalk. In our previous work [10], we evaluated the limitations of N in INTERCONNECT. When $2\log_2^N - 1 \leq 45$, the cumulative loss will not exceed the

receiver sensitivity -27 dB. Therefore, the parameter N ranges between $(2, 2^{23})$.

However, this work evaluated just 32 ports. The reason is that measuring BER performance is still challenging; the time performance of each module is 0.3ns, while in our evaluation, the computation time of each test exceeds 12 hours. As software versions are updated, we will continue to increase the network size to provide more convincing evidence for practical discussions.

As mentioned earlier, numerous non-blocking optical switches have been proposed for different applications. Benes [9] and Piloss [17] were chosen to ensure more representative results. Two main types generally exist in the literature: i) Benes and ii) Piloss networks. The Benes structure requires just $O(N\log N)$ switches associated with $O(N^2)$ waveguide crossings. After that, for the Piloss type, the strict non-blocking network is generally composed of $O(N^2)$ switches with $O(N^2)$ waveguide crossings. Although the DRAGON structure topology [18] can be arranged slightly different, in essence, it still conforms to this trend. Precisely, its number of switches conforms to $O(N^2)$ growth, and the number of waveguide crossings conforms to $O(N^2)$ growth. Therefore, we did not choose other structures as a typical comparison.

Table 3 compares this work with switches Benes and Piloss from the following aspects. They include the number of waveguides, bends, SEs used, and crossings passed. A strict non-blocking network like Piloss is generally composed of $O(N^2)$ switches. On the other hand, the rearrangeable non-blocking network, i.e., Benes and this work, require just $O(N\log N)$ switches. Our structure offers a third possibility, which simultaneously reduces both metrics to $O(N\log N)$.

Unlike traditional structures [9], this work concentrates I/O ports in the centre of the switch architecture. Moreover, the I/O ports are not arranged in sequence. If not mitigated, the difficulty to attach all I/O ports to edges becomes significant. To this end, we have already mitigated this issue using a simple and effective port converter. The penalty is a 4dB on-board loss, see Fig. 7. More details could be found [10].

C. RECONFIGURABLE NON-BLOCKING CONDITIONS AND ROUTING ALGORITHM

Two issues are discussed herein: the non-blocking conditions and routing algorithm. In essence, our structure is a one-to-one correspondence to Benes. Thus, our non-blocking condition is consistent with the Benes structure, which conforms to the Clos theorem. The theorem states that: when the input




FIGURE 6. (a) The Benes network [10], (b) Merge-mirror method, (c) MRM method, (d) Electrical pads.




FIGURE 7. The add/drop part and fibre coupler area.

ports n are less than or equal to $2n-1$ of intermediate modules, it is a strictly non-blocking structure. When the input ports n equal to the intermediate modules m , it meets the reconfigurable non-blocking condition. Each module has two inputs and outputs for traffic add and drop at the entrance and exit nodes, which means n equals 2. In the intermediate nodes, the path selection always has two possible choices: m equals 2. Therefore, our design meets the reconfigurable non-blocking requirement.

The network has no wavelength contention when the routing algorithm is reconfigurable non-blocking. Usually, this is an edge coloring problem. A looping algorithm [19] might be used. This routing algorithm provides fast, non-blocking and low-crosstalk connectivity through the switch fabric, see Table 4.

As an illustrative example, let's consider an eight-port switch. Examine a specific set of connection requests between input and output pairs. The requests are given as $\{(1, 8), (2, 7), (3, 6), (4, 5)\}$. All requests must be satisfied simultaneously, and the routing process is performed in four steps. (see Fig. 8)

First, reliable connectivity is found as expected by the looping algorithm. The bi-partite problem is used recursively in this step. Second, one can find many solutions, and the redundancy is resolved. A first fit method is adopted to make the process simple and scalable. Here, we have a total of 128 solutions to choose from. Select the first computed result of the solutions.

Third, the switch states are computed and converted into the Bi-Benes form. For example, the initial states are $bbcc\backslash bcbe\backslash cccc\backslash bcbe\backslash bbcc$, where c denotes the cross and b denotes the bar. A certain of the rows or columns are doubled or flip-flopped. Then, the results become $ffffnnnn\backslash fffnnn\backslash ffff\backslash fffnnn\backslash nnnnffff$, where n denotes on, and f denotes off states. Finally, the scheduler sends the states to nodes, configures the switches, and provides N lightpaths simultaneously.

IV. SYSTEM PERFORMANCE

This article performed a network-level simulation. It includes insertion loss, crosstalk, power consumption, bit error rate, and switching time. The simulation is carried out through




FIGURE 8. Details of the routing algorithm. (a) Traffic requests (b) Conversion process from the Benes to Bi-Benes solution, S stands for stage and D denotes the index. (c) Configuration of Bi-Benes (d) N lightpaths establishment.

INTERCONNECT software and written in the *lsf* language. As for the bar and drop states, the typical values of the coupling efficiency are directly borrowed from the INTERCONNECT examples. More details can be found in the FDTD reference guide.


In the first study, we investigated the effects of loss and crosstalk. High values may end up limiting scalability. Following the same method as in Fig. 2, we also studied the impact of the transmission performance for each path. In this work, the 32-port switch is composed of 224 SEs, where 80 modules are dual ring modules. This suggests that there are a total of 2^{144} possible permutations. Testing all possible options becomes exceptionally inefficient and time-consuming. We demonstrated the transmission spectra at a wavelength of 1594.44nm to examine two extremes, all-bars and all-cross cases.

Fig. 9 reports the power penalties with Y_1 and Y_2 axes representing insertion loss and crosstalk levels. The on-chip loss and the crosstalk are separately in the black square and the blue diamond. Take the all-bar case as an example; it achieved IL by averaging -14.465dB and XTL by -35.3651dB . The IL penalty in black square ranges from -16.5dB to -12dB , whereas the worst-case of the crosstalk in blue diamond is -32dB .

Therefore, the cases where crosstalk is much higher than signal do not exist. When the extinction ratio exceeds 20dB, no strategy is applied. The 'floor' behaviour in the case of ER is below 20dB is due to higher insertion loss; however, thanks to the linear polarizers of the employed system, even the case

TABLE 4. The pseudo-code of the Bi-Benes algorithm, where $n = \log N$.

Input: N -port permutation P .
Output: n -arrays of routing bits R .
Step 1: Let P be the point-to-point request defined by $P(N)$, where N is the port-count.
Step 2: Call the Looping algorithm [19] to search the solutions S .
Step 3: Call the First-Fit method to remove redundancy. Get the arrays of c_i from S .
Step 3a: If the upper and lower output ports are opposite to the original, flip the c_i bits.
Step 3b: If the a dual ring module is employed, double the c_i bits.
Step 3c: Replace n with c , replace f with b , then get R .
Step 4: Establish the connections according to matrix R .


**FIGURE 9.** (a)-(b) Measured loss and crosstalk in two extremes, loss and crosstalk to output port 1' in (c) all-bar and (d) all-cross case.

of 16.96dB enables the error-free transmission operation, although exhibiting a moderate penalty of -10.7dBm.

One can see from Fig. 9 that the insertion loss is almost the same as the traditional method [9]. But the crosstalk level is significantly better, ranging from -29.39dB to -16.96dB. The essential criteria of NoC applications are met. They are low insertion loss, low crosstalk, and reconfigurable non-blocking [20].

Now let us focus on evaluating the design's bit error rate (BER) and power consumption. In this experiment, a $1000\mu\text{m}$ Mach-Zehnder interferometer modulator is used. It modulates data at 1594.44nm at a rate of 25Gb/s. The pulse pattern generator outputs $2^{11}-1$ pseudo-random bit sequence. Then, the modulator input signal is obtained. The input power range is -5dBm to -30dBm. We first consider the back-to-back case. Then, we need to find the best- and worst-attenuated paths. The challenge is that the "cross" state is not always the worst case in all types of switches. In addition, the trade-off process should consider crossing and bending along the path. The worst case of signal attenuation marked in red is from input 10 to output 32'. It connects all modules in the "bar" state, except for the middle and add/drop modules. In addition, it is one of the worst-case paths through four intersections and ten bends. The best-case path shown in green is from input 16 to output 14'.

In all cases, error-free 25Gb/s operations are observed in Fig. 10. The deteriorated BER requires almost the same received optical power at the insets. The turning point occurs

**FIGURE 10.** BER performance for $2^{11}-1$ PRBS data. The lines are the segmental polynomial fit to the different BER measurements.

where $\text{BER} = 10^{-2}$, at which the BER reaches the minimum. But it gradually decreases as the power increases. The worst-case occupies the most power consumption. The optimum BER of 10^{-9} is measured. It corresponds to a low power penalty of -10.7dBm. The electric-optic switch circuit consumes as low as 0.0851mW per path. It indicates that the overall power consumption can be roughly 2.7232mW.

Finally, to complete the study, we investigated the effect of the switching rise and fall time. When the SE is switched on or switched off, the switching times limitation comes from the carrier transit times. The time to raise the transmission from 10% to 90% and vice versa is 10.62ps and 4.38ps, respectively.

Indeed, for most cases, thermo-optics allows for microsecond circuits. Nano-second circuit-switching has been reported in [21]. It is challenging but still offers limited

TABLE 5. Performance comparison with other architectures.

#of topology	Piloss [17]	Benes [9]	This work
#of of port-count	32-port	32-port	32-port
#of on-chip loss (dB)	15.8±1	15.7±2.8	15.35±2.63
# of crosstalk (dB)	-20	-19.95±4.85	-23.175±6.215
#of power consumption(mW)	2930	247.2 to 542.3	2.7232
#of reconfiguration Time(μ s)	30	-	0.023
#Footprint(mm^2)	11×25	5.2×12.1	1.7×3.0
#Technology	MZI, TiN	MZI, WG heater	MRR

performance of 23ns. The nano-second-speed circuit switching is sufficient to meet the bandwidth and latency requirements.

Table 5 compared the three considered options in power consumption, reconfiguration time, and footprint. A summary of these values is taken from [9], [17]. Compared with Piloss and Benes, an improvement in power and chip size are confirmed. It suggests the MRM method enables us to build compact, energy-efficient switches. Next, the optical loss is almost the same, but the crosstalk is better. The worst-case crosstalk is -16.96dB , which performs better than the traditional -15dB level.

Most of the fabrication steps can be achieved by standard optical lithography techniques. The switch is fabricated on a clean SOI chip with a 220nm thick Si layer and a $2\mu\text{m}$ thick buried layer of dioxides. This is a standard substrate specification used by silicon photonics foundries [22].

Lithography defines the ridge waveguides to form the ring resonators and the bus waveguides. Ridge waveguides with a cross section of $500 \times 220\text{nm}^2$ and 70nm thick plates may be employed only to support the basic quasi-TE mode.

A dedicated heating element thermally tunes each switch to allow access to the respective electrical pads. Electrodes are deposited around the channel waveguide and then transferred to the device layer by timed dry etching of the silicon.

Due to the symmetry, the whole chip can be divided into four equal parts. Then, a double layer intersection [23] is required to transmit signals between the first and second layers. Then microwave coupling, fiber pigtail and mounting are completed.

In summary, this work explores an entirely new architecture that coincides with Benes' theory. We highlight its design methods, control process, recursive architectures, and numerical simulations. However, there are still many constraints in application situations that prevent the switches from realization. But this does not affect the completeness of this work. For the more comprehensive approach you may expect, we will find a more precise method for performance analysis in the future.

V. CONCLUSION

A novel reconfigurable non-blocking optical switch is constructed via the merge-replace-mirror method. The rationale is to use a bidirectional switching fabric instead of a unidirectional one. The new approach improves the waveguide

crossings, and the switching elements at the same level of $O(N\log_2 N)$. The average on-chip loss remains the same, but the range of the crosstalk changes. For a 32-port switch, the crosstalk ranges between -16.96dB and -29.39dB .

REFERENCES

- [1] P. Guo, W. Hou, L. Guo, W. Sun, C. Liu, H. Bao, L. H. K. Duong, and W. Liu, "Fault-tolerant routing mechanism in 3D optical network-on-chip based on node reuse," *IEEE Trans. Parallel Distrib. Syst.*, vol. 31, no. 3, pp. 547–564, Mar. 2020.
- [2] B.-C. Lin, S. Chen, Y. Huang, and C.-T. Lea, "Power minimization in microring-based Benes networks," *IEEE Trans. Commun.*, vol. 66, no. 8, pp. 3517–3525, Aug. 2018.
- [3] J. H. Lee, J.-C. Yoo, and T. H. Han, "System-level design framework for insertion-loss-minimized optical network-on-chip router architectures," *J. Lightw. Technol.*, vol. 32, no. 18, pp. 3161–3174, Sep. 15, 2014.
- [4] Y. Choi, S. Oh, C. Qian, J.-H. Park, and J. H. Cho, "Vertical organic synapse expandable to 3D crossbar array," *Nature Commun.*, vol. 11, no. 1, pp. 1–9, Dec. 2020.
- [5] L. Chen, L. Zhao, R. Wang, and T. M. Pinkston, "MP3: Minimizing performance penalty for power-gating of cros network-on-chip," in *Proc. IEEE 20th Int. Symp. High Perform. Comput. Archit. (HPCA)*, Feb. 2014, pp. 296–307.
- [6] D. Nikolova, S. Rumley, D. Calhoun, Q. Li, R. Hendry, P. Samadi, and K. Bergman, "Scaling silicon photonic switch fabrics for data center interconnection networks," *Opt. Exp.*, vol. 23, no. 2, pp. 1159–1175, Jan. 2015.
- [7] S. Keijiro, K. Ryotaro, Y. Nobuyuki, S. Miyoshi, O. Minoru, S. Shigeru, S. Satoshi, M. Hiroyuki, Y. Koji, N. Shu, K. Hitoshi, and I. Kazuhiro, "Nonduplicate polarization-diversity 32×32 silicon photonics switch based on a SiN/Si double-layer platform," *J. Lightw. Technol.*, vol. 38, no. 2, pp. 226–232, Aug. 12, 2020.
- [8] T. Zhou and H. Jia, "Method to optimize optical switch topology for photonic network-on-chip," *Opt. Commun.*, vol. 413, pp. 230–235, Apr. 2018.
- [9] L. Qiao, W. Tang, and T. Chu, " 32×32 silicon electro-optic switch with built-in monitors and balanced-status units," *Sci. Rep.*, vol. 7, no. 1, p. 42306, 2017.
- [10] L. Zhao, P. Shi, and H. Zhang, "Bi-directional Benes with large port-counts and low waveguide crossings for optical network-on-chip," *IEEE Access*, vol. 9, pp. 115788–115800, 2021.
- [11] N. Dupuis and B. G. Lee, "Impact of topology on the scalability of Mach-Zehnder-based multistage silicon photonic switch networks," *J. Lightw. Technol.*, vol. 36, no. 3, pp. 763–772, Feb. 1, 2018.
- [12] R. Boeck, N. A. F. Jaeger, N. Rouger, and L. Chrostowski, "Series-coupled silicon racetrack resonators and the Vernier effect: Theory and measurement," *Opt. Exp.*, vol. 18, no. 24, pp. 25151–25157, 2010. [Online]. Available: <http://www.opticsexpress.org/abstract.cfm?URI=oe-18-24-25151>
- [13] K. Chen, H. Gu, Y. Yang, and D. Fan, "A novel two-layer passive optical interconnection network for on-chip communication," *J. Lightw. Technol.*, vol. 32, no. 9, pp. 1770–1776, May 1, 2014.
- [14] Q. Chen, F. Zhang, R. Ji, L. Zhang, and L. Yang, "Universal method for constructing N -port non-blocking optical router based on 2×2 optical switch for photonic networks-on-chip," *Opt. Exp.*, vol. 22, no. 10, pp. 12614–12627, 2014.
- [15] R. Min, R. Ji, Q. Chen, L. Zhang, and L. Yang, "A universal method for constructing N -port nonblocking optical router for photonic networks-on-chip," *J. Lightw. Technol.*, vol. 30, no. 23, pp. 3736–3741, Dec. 1, 2012.
- [16] L. Huang, H. Gu, Y. Tian, and T. Zhao, "Universal method for constructing the on-chip optical router with wavelength routing technology," *J. Lightw. Technol.*, vol. 38, no. 15, pp. 3815–3821, Aug. 1, 2020.
- [17] S. Zhao, L. Lu, L. Zhou, D. Li, Z. Guo, and J. Chen, " 16×16 silicon Mach-Zehnder interferometer switch actuated with waveguide microheaters," *Photon. Res.*, vol. 4, no. 5, pp. 202–207, 2016.
- [18] Z. Wang, J. Xu, P. Yang, Z. Wang, L. H. K. Duong, and X. Chen, "High-radix nonblocking integrated optical switching fabric for data center," *J. Lightw. Technol.*, vol. 35, no. 19, pp. 4268–4281, Oct. 1, 2017.
- [19] A. Chakrabarty and M. Collier, "O ($\log m \cdot \log N$) routing algorithm for $(2\log N - 1)$ -stage switching networks and beyond," *J. Parallel Distrib. Comput.*, vol. 74, no. 10, pp. 3045–3055, 2014.

- [20] A. W. Poon, X. Luo, F. Xu, and H. Chen, "Cascaded microresonator-based matrix switch for silicon on-chip optical interconnection," *Proc. IEEE*, vol. 97, no. 7, pp. 1216–1238, Jul. 2009.
- [21] Q. Xu and M. Lipson, "Carrier-induced optical bistability in silicon ring resonators," *Opt. Lett.*, vol. 31, no. 3, pp. 341–343, 2006. [Online]. Available: <http://www.osapublishing.org/ol/abstract.cfm?URI=ol-31-3-341>
- [22] C. Errando-Herranz, F. Niklaus, G. Stemme, and K. B. Gylfason, "A low-power MEMS tunable photonic ring resonator for reconfigurable optical networks," in *Proc. 28th IEEE Int. Conf. Micro Electro Mech. Syst. (MEMS)*, Jan. 2015, pp. 53–56.
- [23] Q. Cheng, L. Y. Dai, M. Bahadori, N. C. Abrams, P. E. Morrissey, M. Glick, P. O'Brien, and K. Bergman, "Si/SiN microring-based optical router in switch-and-select topology," in *Proc. Eur. Conf. Opt. Commun. (ECOC)*, Sep. 2018, pp. 1–3.



LI ZHAO received the Ph.D. degree in electrical engineering from Shanghai Jiao Tong University, Shanghai, China, in 2016. From 2019 to 2021, she was a Postdoctoral Researcher with the School of Electrical and Electronic Engineering, The University of Adelaide, Adelaide, SA, Australia. She is currently a Lecturer with the School of Electronic and Electrical Engineering, Shanghai University of Engineering Science. Her research interests include hybrid data centres, switch controls, optical network-on-chip, non-blocking strategy, and model predictive control.



PENG SHI (Fellow, IEEE) received the Ph.D. degree in electrical engineering from The University of Newcastle, Australia, in 1994, the Ph.D. degree in mathematics from the University of South Australia, in 1998, the D.Sc. degree from the University of Glamorgan, Wales, U.K., in 2006, and the D.Eng. degree from The University of Adelaide, Australia, in 2015.

He is currently a Professor at The University of Adelaide. His research interests include systems and control theory and applications to autonomous and robotic systems, intelligence systems, network systems, and cyber-physical systems. He is a member of the Academy of Europe and a fellow of IET and IEAust. He has served on the editorial board for a number of journals, including *Automatica*, *IEEE TRANSACTIONS ON AUTOMATIC CONTROL*, *IEEE TRANSACTIONS ON CYBERNETICS*, *IEEE TRANSACTIONS ON FUZZY SYSTEMS*, *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—I: REGULAR PAPERS*, *IEEE CONTROL SYSTEMS LETTERS*, and *IEEE ACCESS*. He is serving as the President for the International Academy for Systems and Cybernetic Science, and the Vice President and the Distinguished Lecturer for the IEEE SMC Society.

• • •