Optimal Memory Size Formula for Moving-Average Digital Phase-Locked Loop
Download
Download
Download
Full text for this resource is not available from the Research Repository.
Export
Ahn, Choon Ki 
ORCID: 0000-0003-0993-9658, Shi, Peng ORCID: 0000-0001-8218-586X and Hyun You, Sung
(2016)
Optimal Memory Size Formula for Moving-Average Digital Phase-Locked Loop.
IEEE Signal Processing Letters, 23 (12).
1844 - 1847.
ISSN 1070-9908
Dimensions Badge
Altmetric Badge
| Additional Information | © 2016 IEEE.Personal use of this material is permitted. Permission from IEEE must be Obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works. |
| Item type | Article |
| URI | https://vuir.vu.edu.au/id/eprint/36906 |
| DOI | 10.1109/LSP.2016.2623520 |
| Official URL | https://ieeexplore.ieee.org/document/7726021/ |
| Subjects | Historical > FOR Classification > 0103 Numerical and Computational Mathematics Historical > FOR Classification > 0906 Electrical and Electronic Engineering Historical > Faculty/School/Research Centre/Department > Institute for Sustainability and Innovation (ISI) |
| Keywords | moving-average DPLL; memory size; signal processing |
| Citations in Scopus | 7 - View on Scopus |
| Download/View statistics | View download statistics for this item |
CORE (COnnecting REpositories)